


Figure 1

Prior Art



Prior Art

Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7

Inter-Term Short Circuit Evaluation
DNF / CNF Evaluations (Cycles) -
5 Control State/Device




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16




Figure 17




Figure 18




Figure 19

36




Figure 20




Figure 21